
Tab 2

**Creating a project**

1. Go to “Project > Create New Project” and choose a name and file location



Select the device as shown above

1. At “Device Settings” page, use the defaults and click “Next”
2. “Add HDL Sources” will allow you to start the project with existing HDL source files, but HDL source files can also be added later.
3. We will not use “Add Constraints” during project creation.

**Making a SmartDesign**

1. Select “File > New > SmartDesign”
2. Name your SmartDesign.
3. Right-click your SmartDesign and click “Set as Root”

**Adding source files to the SmartDesign**

1. Open the folder “project\_name > hdl” in Visual Studio Code
2. In Visual Studio Code, make a .sv file in the “hdl” folder
3. In Libero, click “Build Hierarchy” for Libero to recognize the new source file.
   1. Libero will only recognize source files that have modules, meaning that the .sv file must have “module…endmodule”
4. Access the SmartDesign under the “Design Hierarchy” tab
5. In the SmartDesign, drag the module onto the workspace to see its ports.
6. Additional source files can be added to the folder and dragged onto the workspace.

**Adding top-level input/output ports in the SmartDesign**


1. Right-click the workspace and select “Add Port”
2. Specify input/output and the bit depth ([N-1:0] for N bits)
3. You can drag to connect a port.

**Synthesis**

1. In your SmartDesign, click the “Generate Component” icon (looks like a yellow barrel)
2. Under the “Design Flow” tab, double-click “Synthesize” (under “Implement Design”)

**Pin Assignment**

1. Under the “Design Flow” tab, double-click “Manage Constraints” (under “Constraints”)
2. Under “I/O Attributes” click “Edit > Edit with I/O Editor”
3. Assign each “Pin Number” as shown below (also available in the excel sheet)



1. In the top left, click the blue save icon.
2. Close the I/O editor

**Place and Route**

1. Under the “Design Flow” tab, double-click “Place and Route” (under “Implement Design”)

**Flash to the FPGA**

1. Connect your PC to the FPGA using a USB-C cable
2. Under the “Design Flow” tab, scroll down and double-click “Run PROGRAM Action” (under “Program Design”)